

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/810,905	03/26/2004	Haowen Bu	TI-36637	9390
23494	7590 03/28/2006	EXAMINER		
	STRUMENTS INCOR	STARK, JARRETT J		
P O BOX 655474, M/S 3999 DALLAS, TX 75265			ART UNIT	PAPER NUMBER
•			2823	

DATE MAILED: 03/28/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

·					
		Application No.	Applicant(s)		
		10/810,905	BU ET AL.		
Of	fice Action Summary	Examiner	Art Unit		
		Jarrett J. Stark	2823		
The Period for Rep	MAILING DATE of this communication app ly	ears on the cover sheet with the c	orrespondence address		
WHICHEVE - Extensions of after SIX (6) N - If NO period fe - Failure to repl Any reply rece	NED STATUTORY PERIOD FOR REPLY IRL STATUTORY PERIOD FOR REPLY IRL STATUTORY PERIOD FOR REPLY ITL STATUTORY PERIOD FOR REPLY ITL STATUTORY PERIOD FOR REPLY ITL STATUTORY PERIOD FOR THE MALE THE STATUTORY PERIOD FOR THE STA	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status					
1)⊠ Respo	onsive to communication(s) filed on <u>26 Ma</u>	arch 2004.			
2a)∏ This a	This action is FINAL . 2b)⊠ This action is non-final.				
•	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
close	d in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.		
Disposition of	Claims				
4a) Of 5)	is/are pending in the application. the above claim(s) is/are withdravers is/are allowed. is/are allowed. is/are rejected. is/are objected to. is/are subject to restriction and/or	vn from consideration.			
Application Pa	pers				
10)∭ The di Applic Repla	pecification is objected to by the Examine rawing(s) filed on is/are: a) acceptant may not request that any objection to the comment drawing sheet(s) including the correct ath or declaration is objected to by the Examine	epted or b) objected to by the drawing(s) be held in abeyance. Se ion is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority under	35 U.S.C. § 119	,			
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
2) Notice of Dr. 3) Information	ferences Cited (PTO-892) aftsperson's Patent Drawing Review (PTO-948) Disclosure Statement(s) (PTO-1449 or PTO/SB/08) /Mail Date <u>26 March 2004</u> .	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal I 6) Other:			

Art Unit: 2823

DETAILED ACTION

Election/Restrictions

Claims 11-18 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on 3/26/2004.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.


Claims 1-10 are rejected under 35 U.S.C. 103(a) as being obvious over <u>Bu et al.</u> (US 6,677,201) in view of <u>Iwasaki</u> (US 5,143,856).

The applied reference has a common assignee with the instant application.

Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art only under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 103(a) might be overcome by: (1) a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not an invention "by another"; (2) a showing of a date of invention for the claimed subject matter of the application which corresponds to subject matter disclosed but not claimed in the reference, prior to the effective U.S. filing date of the reference under 37 CFR 1.131; or (3) an oath or declaration under 37 CFR 1.130 stating that the application and

Art Unit: 2823

reference are currently owned by the same party and that the inventor named in the application is the prior inventor under 35 U.S.C. 104, together with a terminal disclaimer in accordance with 37 CFR 1.321(c). This rejection might also be overcome by showing that the reference is disqualified under 35 U.S.C. 103(c) as prior art in a rejection under 35 U.S.C. 103(a). See MPEP § 706.02(l)(1) and § 706.02(l)(2).



Regarding claim 1, <u>Bu</u> discloses a method for fabricating a CMOS transistor structure, comprising the steps of: (see <u>Bu</u>, Figs. 2 - 4)

providing a semiconductor substrate having a P-type dopant region to support an N-channel transistor and an N-type dopant region to support a P-channel transistor, each of the N-type dopant and P-type dopant regions having an overlying gate stack including a conductive gate;

forming lightly-doped extension regions in the semiconductor substrate adjacent each gate stack;

forming a layer of insulating material over the lightly-doped extension regions;

Art Unit: 2823


forming an interfacial layer of nitrogen at the interface of the insulating layer and the lightly-doped extension regions; forming source and drain regions in the semiconductor substrate adjacent to each of the gate stacks.

Bu does not expressly disclose forming a capping layer of contiguous silicon nitride over the semiconductor substrate and each of the gate stacks;

annealing, with the capping layer in place,

the extension and source and drain regions; and removing the capping layer after the annealing.

<u>lwasaki</u> discloses the method of cap-annealing with a protecective film shown below in Figs 6-7 that can be comprised of several materials including SiN (Col.8 lines 18-25).



The two references are analogous art because they are the same field of endeavor and a similar problem solving area of cap-annealing during the fabrication of a transistor.


At the time of the invention, it would have been obvious to a person of ordinary skill in the art to include a SiN protective capping layer for use during the annealing

Art Unit: 2823

step. Therefore, it would have been obvious to combine <u>lwasaki</u> with <u>Bu</u> to obtain the invention as specified.

According to <u>Iwasaki</u> Cap-annealing is a safer method than that of capless annealing (<u>Iwasaki</u>, Col.8 lines 15-17). This causes mutual-conductance gm to increase and further improves the operation speed. (<u>Iwasaki</u>, Col.8 lines 8-9).

Regarding claims 2 & 3, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein the extension regions for the PMOS transistors have a dopant concentration in the range of about 1-2 e20 atoms/cm3. (see <u>Bu</u>, Figs. 3)



Regarding claims 4, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein said interfacial nitride layer has an atomic nitrogen concentration in the range of 2-15 atomic percent. (<u>Bu</u>, Col. 2 lines 2-3)

Art Unit: 2823

Regarding claims 5, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein the insulting layer is selected from the group comprising silicon nitride and silicon oxide. (<u>Bu</u>, Col. 2 lines 50-67)

Regarding claims 6, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein the step of forming an interfacial layer of nitrogen is performed using one of the methods selected from the group comprising an NH.sub.3 thermal annealing, an NH.sub.3 or N.sub.2 plasma treatment, or an N implantation. (<u>Bu</u>, Col. 3 lines 33-62)

Regarding claims 7, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein the capping layer has a thickness in the range of 200-1000 angstroms.

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to determine the workable or optimal value for the thickness through routine experimentation and optimization to obtain optimal or desired device performance because the thickness is a result-effective variable and there is no evidence indicating that it is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a result-effective variable within given prior art conditions by routine experimentation. See

Given the teaching of the references, it would have been obvious to determine the optimum thickness, temperature as well as condition of delivery of the layers involved. See In re Aller, Lacey and Hall (10 USPQ 233-237) "It is not inventive to

Art Unit: 2823

discover optimum or workable ranges by routine experimentation." Note that the specification contains no disclosure of either the critical nature of the claimed ranges or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 f.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Any differences in the claimed invention and the prior art may be expected to result in some differences in properties. The issue is whether the properties differ to such an extent that the difference is really unexpected. In re Merck & Co., 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Appellants have the burden of explaining the data in any declaration they proffer as evidence of non-obviousness. Ex parte Ishizaka, 24 USPQ2d 1621, 1624 (Bd. Pat. App. & Inter. 1992).

An Affidavit or declaration under 37 CFR 1.132 must compare the claimed subject matter with the closest prior art to be effective to rebut a prima facie case of obviousness. In re Burckel, 592 F.2d 1175, 201 USPQ 67 (CCPA 1979).

Regarding claims 8, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein the annealing step is performed in the range of 1000-1100 degrees centigrade for a time in the range of less than about 10 seconds. (<u>Bu</u>, Col. 3 line 29) – Typical ranges for RTA

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to determine the workable or optimal value for the temperature and time through routine experimentation and optimization to obtain optimal or desired device performance because the temperature and time is a result-effective variable and there is no evidence indicating that it is critical or produces any unexpected results and it has been held that it is not inventive to discover the optimum or workable ranges of a

Art Unit: 2823

result-effective variable within given prior art conditions by routine experimentation. See MPEP 2144.05

Regarding claims 9, <u>Bu</u> in view of <u>Iwasaki</u> discloses the method of claim 1 wherein said gate stack further includes a nitride sidewall deposited with a BTBAS precursor. (Bu, Col. 3 line 54)

Regarding claims 10, Bu in view of Iwasaki discloses amethod for fabricating a CMOS transistor structure, comprising the steps of: providing a semiconductor substrate having an N-type dopant region to support an PMOS transistor and a P-type dopant region to support a NMOS transistor, each of the N-type dopant and P-type dopant regions having an overlying gate stack including a conductive gate; forming lightly-doped extension regions in the semiconductor substrate adjacent each gate stack, the lightly-doped extension regions in the N-type dopant region comprising a P-type dopant having a dopant concentration in the range of about 1-2 e20 atoms/cm3; forming a layer of silicon oxide over the lightly-doped extension regions; forming an interfacial layer of nitrogen between the lightly-doped extension regions and the silicon oxide layer, the interfacial layer of nitrogen having an atomic nitrogen concentration in the range of 2-15 atomic percent; forming source and drain regions in the semiconductor substrate adjacent to each of the gate stacks, the source and drain regions in the in the N-type dopant region comprising a P-type dopant having a concentration in the range of about 1-2 e20 atoms/cm3; forming a capping layer of contiguous silicon nitride having a thickness in the range of about 200-1000 angstroms over the semiconductor substrate and each of the gate stacks; annealing,

Art Unit: 2823

with the capping layer in place, the extension and source and drain regions at a temperature in the range of 1000-1100 degrees centigrade for a period in the range of less than about 10 seconds; and removing the nitride cap after the annealing. (See above regarding claims 1-9)

Conclusion

If applicants desire to further prosecution, it is highly suggested that applicants closely consider, <u>Sayama et al.</u> (US 2004/0097030). Sayama et al. discloses in detail the effects and benefits of the induced stress during the cap-annealing step.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jarrett J. Stark whose telephone number is (571) 272-6005. The examiner can normally be reached on Monday - Thursday 7:00AM - 5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JJS March 23, 2006

> W. DAVID COLEMAN PRIMARY EXAMINER